

# 512Kx16 SRAM/FLASH MODULE, SMD 5962-96901

## FEATURES

- Access Times of 35ns (SRAM) and 90ns (FLASH)
- Access Times of 70ns (SRAM) and 120ns (FLASH)
- Packaging
  - 66 pin, PGA Type, 1.385" square HIP, Hermetic Ceramic HIP (Package 402)
  - 68 lead, Hermetic CQFP (G2), 22mm (0.880") square (Package 500). Designed to fit JEDEC 68 lead 0.990" CQFJ footprint (FIGURE 2)
- 512Kx16 SRAM
- 512Kx16 5V FLASH
- Organized as 512Kx16 of SRAM and 512Kx16 of Flash Memory with separate Data Busses
- Both blocks of memory are User Configurable as 1Mx8
- Low Power CMOS
- Commercial, Industrial and Military Temperature Ranges

- TTL Compatible Inputs and Outputs
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight - 13 grams typical


## FLASH MEMORY FEATURES

- 100,000 Erase/Program Cycles
- Sector Architecture
  - 8 equal size sectors of 64K bytes each
  - Any combination of sectors can be concurrently erased. Also supports full chip erase
- 5 Volt Programming; 5V ± 10% Supply
- Embedded Erase and Program Algorithms
- Hardware Write Protection
- Page Program Operation and Internal Program Control Time.

Note: Programming information available upon request.

**FIGURE 1 – PIN CONFIGURATION FOR WSF512K16-XH2X**

**Top View**



**Pin Description**

FD0-15	Flash Data Inputs/Outputs
SD0-15	SRAM Data Inputs/Outputs
A0-18	Address Inputs
SWE1-2#	SRAM Write Enable
SCS1-2#	SRAM Chip Selects
OE#	Output Enable
Vcc	Power Supply
GND	Ground
NC	Not Connected
FWE1-2#	Flash Write Enable
FCS1-2#	Flash Chip Select

**Block Diagram**







FIGURE 2 – PIN CONFIGURATION FOR WSF512K16-XG2X



Top View



Pin Description

FD0-15	Flash Data Inputs/Outputs
SD0-15	SRAM Data Inputs/Outputs
A0-18	Address Inputs
SWE1-2#	SRAM Write Enable
SCS1-2#	SRAM Chip Selects
OE#	Output Enable
Vcc	Power Supply
GND	Ground
NC	Not Connected
FWE1-2#	Flash Write Enable
FCS1-2#	Flash Chip Select

Block Diagram



The WEDC 68 lead G2 CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2 has the TCE and lead inspection advantage of the CQFP form.



## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T <sub>A</sub>	-55	+125	°C
Storage Temperature	T <sub>STG</sub>	-65	+150	°C
Signal Voltage Relative to GND	V <sub>G</sub>	-0.5	7.0	V
Junction Temperature	T <sub>J</sub>		150	°C
Supply Voltage	V <sub>CC</sub>	-0.5	7.0	V

Parameter	
Flash Data Retention	20 years
Flash Endurance (write/erase cycles)	100,000

NOTES: 1. Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

## SRAM TRUTH TABLE

SCS#	OE#	SWE#	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	H	H	Read	High Z	Active
L	X	L	Write	Data In	Active

## CAPACITANCE

T<sub>A</sub> = +25°C

Test	Symbol	Condition	Max	Unit
OE# Capacitance	C <sub>OE</sub>	V <sub>IN</sub> = 0V, f = 1.0MHz	50	pF
F/S WE1-2# Capacitance	C <sub>WE</sub>	V <sub>IN</sub> = 0V, f = 1.0MHz	20	pF
F/S CS1-2# Capacitance	C <sub>CS</sub>	V <sub>IN</sub> = 0V, f = 1.0MHz	20	pF
Data I/O Capacitance	C <sub>I/O</sub>	V <sub>IN</sub> = 0V, f = 1.0MHz	20	pF
Address Input Capacitance	C <sub>AD</sub>	V <sub>IN</sub> = 0V, f = 1.0MHz	50	pF

This parameter is guaranteed by design but not tested.

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V
Input High Voltage	V <sub>IH</sub>	2.2	V <sub>CC</sub> + 0.3	V
Input Low Voltage	V <sub>IL</sub>	-0.5	+0.8	V

## DC CHARACTERISTICS

V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, -55°C ≤ T<sub>A</sub> ≤ +125°C

Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = 5.5, V <sub>IN</sub> = GND to V <sub>CC</sub>		10	μA
Output Leakage Current	I <sub>LO</sub>	SCS# = V <sub>IH</sub> , OE# = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>		10	μA
SRAM Operating Supply Current x 16 Mode	I <sub>CCx16</sub>	SCS# = V <sub>IL</sub> , OE# = FCS# = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 5.5		330	mA
Standby Current	I <sub>SB</sub>	FCS# = SCS# = V <sub>IH</sub> , OE# = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 5.5		45	mA
SRAM Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 6mA, V <sub>CC</sub> = 4.5		0.4	V
SRAM Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0mA, V <sub>CC</sub> = 4.5	2.4		V
Flash V <sub>CC</sub> Active Current for Read (1)	I <sub>CC1</sub>	FCS# = V <sub>IL</sub> , OE# = SCS# = V <sub>IH</sub>		130	mA
Flash V <sub>CC</sub> Active Current for Program or Erase (2)	I <sub>CC2</sub>	FCS# = V <sub>IL</sub> , OE# = SCS# = V <sub>IH</sub>		150	mA
Flash Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0mA, V <sub>CC</sub> = 4.5		0.45	V
Flash Output High Voltage	V <sub>OH1</sub>	I <sub>OH</sub> = -2.5 mA, V <sub>CC</sub> = 4.5	0.85 x V <sub>CC</sub>		V
Flash Low V <sub>CC</sub> Lock Out Voltage	V <sub>LKO</sub>		3.2	4.2	V

NOTES:

- The I<sub>CC</sub> current listed includes both the DC operating current and the frequency dependent component (@ 5 MHz). The frequency component typically is less than 2 mA/MHz, with OE# at V<sub>IH</sub>.
- I<sub>CC</sub> active while Embedded Algorithm (program or erase) is in progress.
- DC test conditions: V<sub>IL</sub> = 0.3V, V<sub>IH</sub> = V<sub>CC</sub> - 0.3V



**SRAM AC CHARACTERISTICS**

$V_{CC} = 5.0V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$

Parameter Read Cycle	Symbol	-35		-70		Unit
		Min	Max	Min	Max	
Read Cycle Time	$t_{RC}$	35		70		ns
Address Access Time	$t_{AA}$		35		70	ns
Output Hold from Address Change	$t_{OH}$	0		5		ns
Chip Select Access Time	$t_{ACS}$		35		70	ns
Output Enable to Output Valid	$t_{OE}$		25		35	ns
Chip Select to Output in Low Z	$t_{CLZ}^1$	4		10		ns
Output Enable to Output in Low Z	$t_{OLZ}^1$	0		5		ns
Chip Disable to Output in High Z	$t_{CHZ}^1$		15		25	ns
Output Disable to Output in High Z	$t_{OHZ}^1$		15		25	ns

1. This parameter is guaranteed by design but not tested.


**SRAM AC CHARACTERISTICS**

$V_{CC} = 5.0V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$

Parameter Write Cycle	Symbol	-35		-70		Unit
		Min	Max	Min	Max	
Write Cycle Time	$t_{WC}$	35		70		ns
Chip Select to End of Write	$t_{CW}$	25		60		ns
Address Valid to End of Write	$t_{AW}$	25		60		ns
Data Valid to End of Write	$t_{DW}$	20		30		ns
Write Pulse Width	$t_{WP}$	25		50		ns
Address Setup Time	$t_{AS}$	0		0		ns
Address Hold Time	$t_{AH}$	0		5		ns
Output Active from End of Write	$t_{OW1}$	0		5		ns
Write Enable to Output in High Z	$t_{WHZ1}$		15		25	ns
Data Hold from Write Time	$t_{DH}$	0		0		ns

1. This parameter is guaranteed by design but not tested.

**FIGURE 3  
AC Test Circuit**



**AC TEST CONDITIONS**

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0, V_{IH} = 3.0$	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

Notes:  $V_Z$  is programmable from -2V to +7V.  
 $I_{OL}$  &  $I_{OH}$  programmable from 0 to 16mA.  
 Tester Impedance  $Z_0 = 75\Omega$ .  
 $V_Z$  is typically the midpoint of  $V_{OH}$  and  $V_{OL}$ .  
 $I_{OL}$  &  $I_{OH}$  are adjusted to simulate a typical resistive load circuit.  
 ATE tester includes jig capacitance.



FIGURE 4 – SRAM TIMING WAVEFORM — READ CYCLE




FIGURE 5 – SRAM WRITE CYCLE — SWE# CONTROLLED






FIGURE 6 – SRAM WRITE CYCLE — SCS# CONTROLLED





**FLASH AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, FWE# CONTROLLED**

V<sub>CC</sub> = 5.0V, -55°C ≤ T<sub>A</sub> ≤ +125°C

Parameter	Symbol		-90		-120		Unit
			Min	Max	Min	Max	
Write Cycle Time	t <sub>AVAV</sub>	t <sub>WC</sub>	90		120		ns
Chip Select Setup Time	t <sub>ELWL</sub>	t <sub>CS</sub>	0		0		ns
Write Enable Pulse Width	t <sub>WLWH</sub>	t <sub>WP</sub>	45		50		ns
Address Setup Time	t <sub>AVWL</sub>	t <sub>AS</sub>	0		0		ns
Data Setup Time	t <sub>DVWH</sub>	t <sub>DS</sub>	45		50		ns
Data Hold Time	t <sub>WHDX</sub>	t <sub>DH</sub>	0		0		ns
Address Hold Time	t <sub>WLAX</sub>	t <sub>AH</sub>	45		50		ns
Write Enable Pulse Width High	t <sub>WHWL</sub>	t <sub>WPH</sub>	20		20		ns
Duration of Byte Programming Operation (1)	t <sub>WHWH1</sub>			300		300	μs
Sector Erase Time (2)	t <sub>WHWH2</sub>			15		15	sec
Read Recovery Time Before Write	t <sub>GHWL</sub>		0		0		μs
V <sub>CC</sub> Set-up Time		t <sub>VCS</sub>	50		50		μs
Chip Programming Time				11		11	sec
Chip Select Hold Time		t <sub>OEH</sub>	10		10		ns
Chip Erase Time (3)				64		64	sec

NOTES:

1. Typical value for t<sub>WHWH1</sub> is 7ns.
2. Typical value for t<sub>WHWH2</sub> is 1sec.
3. Typical value for Chip Erase Time is 8sec.

**FLASH AC CHARACTERISTICS – READ ONLY OPERATIONS**

V<sub>CC</sub> = 5.0V, -55°C ≤ T<sub>A</sub> ≤ +125°C

Parameter	Symbol		-90		-120		Unit
			Min	Max	Min	Max	
Read Cycle Time	t <sub>AVAV</sub>	t <sub>RC</sub>	90		120		ns
Address Access Time	t <sub>AVQV</sub>	t <sub>ACC</sub>		90		120	ns
Chip Select Access Time	t <sub>ELQV</sub>	t <sub>CE</sub>		90		120	ns
OE# to Output Valid	t <sub>GLQV</sub>	t <sub>OE</sub>		35		50	ns
Chip Select to Output High Z (1)	t <sub>EHQZ</sub>	t <sub>DF</sub>		20		30	ns
OE# High to Output High Z (1)	t <sub>GHQZ</sub>	t <sub>DF</sub>		20		30	ns
Output Hold from Address, CS# or OE# Change, whichever is first	t <sub>AXQX</sub>	t <sub>OH</sub>	0		0		ns

1. Guaranteed by design, not tested.



**FLASH AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, FCS# CONTROLLED**

V<sub>CC</sub> = 5.0V, -55°C ≤ T<sub>A</sub> ≤ +125°C

Parameter	Symbol		-970		-120		Unit
			Min	Max	Min	Max	
Write Cycle Time	t <sub>AVAV</sub>	t <sub>WC</sub>	90		120		ns
FWE# Setup Time	t <sub>WLEL</sub>	t <sub>WS</sub>	0		0		ns
FCS# Pulse Width	t <sub>ELEH</sub>	t <sub>CP</sub>	45		50		ns
Address Setup Time	t <sub>AVEL</sub>	t <sub>AS</sub>	0		0		ns
Data Setup Time	t <sub>DVEH</sub>	t <sub>DS</sub>	45		50		ns
Data Hold Time	t <sub>EHDX</sub>	t <sub>DH</sub>	0		0		ns
Address Hold Time	t <sub>ELAX</sub>	t <sub>AH</sub>	45		50		ns
FCS# Pulse Width High	t <sub>EHEL</sub>	t <sub>CPH</sub>	20		20		ns
Duration Of Programming Operation (1)	t <sub>WHWH1</sub>			300		300	μs
Sector Erase Time (2)	t <sub>WHWH2</sub>			15		15	sec
Read Recovery Time	t <sub>GHLE</sub>		0		0		ns
Chip Programming Time				11		11	sec
Chip Erase Time (3)				64		64	sec

NOTES:

1. Typical value for t<sub>WHWH1</sub> is 7ns.
2. Typical value for t<sub>WHWH2</sub> is 1sec.
3. Typical value for Chip Erase Time is 8sec.



FIGURE 7 – AC WAVEFORMS FOR FLASH MEMORY READ OPERATIONS








FIGURE 8 – WRITE/ERASE/PROGRAM OPERATION, FLASH MEMORY FWE# CONTROLLED






FIGURE 9 – AC WAVEFORMS CHIP/SECTOR ERASE OPERATIONS FOR FLASH MEMORY






FIGURE 10 – AC WAVEFORMS FOR DATA# POLLING DURING EMBEDDED ALGORITHM OPERATIONS FOR FLASH MEMORY








FIGURE 11 – WRITE/ERASE/PROGRAM OPERATION FOR FLASH MEMORY, CS# CONTROLLED






PACKAGE 402: 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H2)



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



PACKAGE 500: 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G2)




The WEDC 68 lead G2 CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2 has the TCE and lead inspection advantage of the CQFP form.

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



ORDERING INFORMATION



DEVICE TYPE	SRAM SPEED	FLASH SPEED	PACKAGE	SMD NO.
512K x 16 Mixed Module	70ns	120ns	66 pin HIP (H2)	5962-96901 01HXX
512K x 16 Mixed Module	35ns	90ns	66 pin HIP (H2)	5962-96901 02HXX
512K x 16 Mixed Module	70ns	120ns	68 lead CQFP/J (G2)	5962-96901 01HMX
512K x 16 Mixed Module	35ns	90ns	68 lead CQFP/J (G2)	5962-96901 02HMX